Answers we need before
you contact us  |
Please have this ready before you
call us |
|
| |
| Frequently Asked Questions |
| |
| 1. FAQ |
| Variant: |
IBM |
| Category: |
Installation |
| Sub-category: |
Configuration |
| Problem/ Question: |
How
many PTF's should be installed for V1.1 to be fully upgraded? |
| Resolution/
Answer: |
To
fully upgrade V1.1 to the equivalent of Version 1.2 you would require
16 PTFs to be installed. |
| References: |
Security
Resource Manager for IBM MVS RG1100 User Reference Manual |
| |
| 2. FAQ |
| Variant: |
IBM |
| Problem/ Question: |
How
do I find out which version of the IBM SRM I have? |
| Resolution/
Answer: |
There
are two methods of establishing which version of SRM is being used.
Firstly the customer should use SMPE to determine which version of
SRM theyare running. If they are not running version 1.2 they will
need to check which mods have been applied.
Another way of finding out which version is to check the HSSMAIN
member inload library they are running if it looks like the display
below then they are running 1.2. The characters in red show a date
of 1998.
BROWSE SRM1201.F2(HSSMAIN) Line
00000006 Col 001
080
Command ===> Scroll
===>
CSR
å
00SùHSSMAIN
01/23/9814.47
|
| |
| 3. FAQ |
| Variant: |
IBM |
| Category: |
IBM
SRM Error. |
| Problem/ Question: |
SRM
error 6050: HSM returns D5C30000. Why? |
| Resolution/
Answer: |
Header
in console CH command set for a different length, to that set in
SRM CDS parameter RDRHL.
e.g.
CH: Header Length = 4
SRM: RHDRL = 1
|
| |
| 4. FAQ |
| Variant: |
IBM |
| Category: |
Macro |
| Problem/ Question: |
What
Does 'Post Code' Mean? |
| Resolution/
Answer: |
Extract
from IBM manual.
28.0 POST -- Signal Event Completion
Use the POST macro to set a specified event control block (ECB) toindicate
the occurrence of an event. If this event satisfies the requirements
of an outstanding WAIT or EVENTS macro, the waiting task is taken out
of the wait state and dispatched according to its priority.
The bits in the ECB are set as follows:
- Bit 0 of the specified ECB is set to 0 (wait bit).
- Bit 1 is set to 1 (complete bit).
- Bits 2 through 31 are set to the specified completion code.
The POST macro is also described in MVS/ESA SP V5 Assembler ServicesReference
with the exception of the ASCB, ERRET, and ECBKEY authorizedparameters.
For further information on how to use POST to serialize parallel tasks,
see MVS/ESA SP V5 Auth Assembler Services Guide.
POST CODE
The post code is not issued by SRM but by the IBM channel I/O. |
| References: |
MVS/ESA
SP V5 Assembler Services Reference |
| |
| 5. FAQ |
| Variant: |
UNIX |
| Problem/ Question: |
How
can I make my CC: Workshop Compiler 4.2.1. compatible with CC:
Workshop Compiler 5.0. (98/12/15 C++ 5.0)? |
| Resolution/
Answer: |
Enter:
"CC -I../Include
-L../Lib -o ExampleInC++ ExampleInC++.cxx -ISrmC++Solaris -compat=4" |
| |
| 6. FAQ |
| Product/Variant: |
SRM - Variant IBM |
| Problem/ Question: |
SRM error 6050: HSM returns D5C30000.
Why? |
| Resolution/
Answer: |
Header in console CH command set for a different
length, to that set in SRM CDS parameter RDRHL.
e.g.
CH: Header Length = 4
SRM: RHDRL = 1 |
| |
| 7. FAQ |
| Product/Variant: |
SRM- Variant IBM/Macro |
| Problem/ Question: |
What Does 'Post Code' Mean? |
| Resolution/
Answer: |
Extract from IBM manual.
28.0 POST -- Signal Event Completion
Use the POST macro to set a specified event control block (ECB) toindicate the
occurrence of an event. If this event satisfies the requirements of an outstanding
WAIT or EVENTS macro, the waiting task is taken out of the wait state and dispatched
according to its priority.
The bits in the ECB are set as follows:
- Bit 0 of the specified ECB is set to 0 (wait bit).
- Bit 1 is set to 1 (complete bit).
- Bits 2 through 31 are set to the specified completion code.
The POST macro is also described in MVS/ESA SP V5 Assembler ServicesReference
with the exception of the ASCB, ERRET, and ECBKEY authorizedparameters. For further
information on how to use POST to serialize parallel tasks, see MVS/ESA SP V5
Auth Assembler Services Guide.
POST CODE
The post code is not issued by SRM but by the IBM channel I/O. |
| |
| 8. FAQ |
| Product |
SRM
- Variant: UNIX |
| Problem/ Question: |
How
can I make my CC: Workshop Compiler 4.2.1. compatible with CC:
Workshop Compiler 5.0. (98/12/15 C++ 5.0)? |
| Resolution/
Answer: |
Enter:
"CC -I../Include
-L../Lib -o ExampleInC++ ExampleInC++.cxx -ISrmC++Solaris -compat=4" |
